The purpose of this document is to assist you with simulation of inductors that have stacked metal, connected by large via array.

Often, these via arrays cover the entire conductor area, making the analysis slow and take much memory. We will investigate the physical behaviour of the via array at high frequency, and derive better modelling techniques that are more efficient in terms of simulation time and memory.